General Description

The MIC2782 is a two input, two output push-button reset IC. It will generate a reset pulse for a factory-programmed reset timeout period after both manual reset inputs have been held to a logic-low for the factory-programmed setup period. The MIC2782 also has an ANDOUT logic output which will activate if both inputs are held low for longer than a debounce time (1.5ms), and deactivate if one or both inputs are released for longer than a debounce time (1.5ms). The RESET and ANDOUT outputs are active-low, open-drain NMOS outputs.

The MIC2782 operates over the 1.5V to 5.5V supply voltage range, consuming 2.2µA of supply current at 3.3V. The device features 65kΩ internal pull-up resistors on both of the inputs (/MR1 and /MR2). The device offers factory programmed setup periods of 6s, 8s, 10s, or 12s and reset timeout periods of 0.5s, 1s or 2s. It is available in a space saving, 6-bump, 0.4mm pitch, 0.8mm × 1.2mm wafer level chip scale package.

Data sheets and support documentation can be found on Micrel’s web site at: www.micrel.com.

Features

- 1.5V to 5.5V operating supply voltage range
- 2.2µA supply current with /MR1, /MR2 not asserted
- Factory-programmed setup periods of 6s, 8s, 10s or 12s
- Factory-programmed reset timeout periods of 0.5s, 1s or 2s
- Integrated 65kΩ /MR1 and /MR2 pull-up resistors
- Supports single push-button reset with /MR1 tied to /MR2
- RESET asserts after /MR1 and /MR2 are asserted low for a setup period
- ANDOUT asserts after /MR1 and /MR2 are asserted low for a debounce time (1.5ms)
- Open-drain RESET and ANDOUT outputs
- 6-bump, 0.4mm pitch, 0.8mm × 1.2mm wafer level chip scale package (WLCSP)

Applications

- Smart phones
- Tablets
- eBooks
- Portable games
- Portable navigation device

Typical Application

![Typical Application Diagram]
Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Part Marking</th>
<th>Setup Period (tSETUP) (s)</th>
<th>Reset Timeout Period (tRESET) (s)</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIC2782CLYCS</td>
<td>UJA</td>
<td>6</td>
<td>0.5</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782CMYCS(1)</td>
<td>-</td>
<td>6</td>
<td>1</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782CRYCS</td>
<td>UCJ</td>
<td>6</td>
<td>2</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782DLYCS</td>
<td>UKU</td>
<td>8</td>
<td>0.5</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782DMYCS(1)</td>
<td>-</td>
<td>8</td>
<td>1</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782DRYCS</td>
<td>UJE</td>
<td>8</td>
<td>2</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782ELYCS</td>
<td>UKW</td>
<td>10</td>
<td>0.5</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782EMYCS</td>
<td>UKX</td>
<td>10</td>
<td>1</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782ERYCS(1)</td>
<td>-</td>
<td>10</td>
<td>2</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782FLYCS</td>
<td>UJF</td>
<td>12</td>
<td>0.5</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782FMYCS(1)</td>
<td>-</td>
<td>12</td>
<td>1</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
<tr>
<td>MIC2782FRYCS</td>
<td>UKZ</td>
<td>12</td>
<td>2</td>
<td>6-bump, 0.4mm pitch, 0.8mm × 1.2mm WLCSP</td>
</tr>
</tbody>
</table>

Notes:
1. Contact Factory for availability.

Ordering Guide
Chip Scale Package (CS) Bump Configuration

![Image of Chip Scale Package (CS) Bump Configuration]

**6-Bump, 0.4mm pitch, 0.8mm x 1.2mm WLCSP**

### Pin Description

<table>
<thead>
<tr>
<th>Bump Designation</th>
<th>Bump Name</th>
<th>Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>ANDOUT</td>
<td>NMOS Open-Drain output, Active-Low. Asserts low 1.5ms after /MR1 and /MR2 are both asserted low. Connect a resistor greater than 5kΩ from the ANDOUT pin to VDD in order to pull up the ANDOUT output voltage when inactive. No ESD diode from ANDOUT to VDD. Please see the Functional Description and Timing Diagram sections for further details of how the ANDOUT output functions.</td>
</tr>
<tr>
<td>A2</td>
<td>/MR2</td>
<td>Manual Reset Input 2, Active-Low. Internal 65kΩ (typical) Pull-Up Resistor to VDD. Pulling both manual reset inputs low for longer than the setup period causes one RESET output pulse for the reset timeout delay period.</td>
</tr>
<tr>
<td>B1</td>
<td>RESET</td>
<td>NMOS Open-Drain output, Active-Low. Asserts low after /MR1 and /MR2 have both asserted low for longer than setup period. Connect a resistor greater than 5kΩ from the RESET pin to VDD in order to pull up the RESET output voltage when inactive. No ESD diode from RESET to VDD. Please see the Functional Description and Timing Diagram sections for further details of how the RESET output functions.</td>
</tr>
<tr>
<td>B2</td>
<td>/MR1</td>
<td>Manual Reset Input 1, Active-Low. Internal 65kΩ (typical) Pull-Up Resistor to VDD. Pulling both manual reset inputs low for longer than the setup period causes one RESET output pulse for the reset timeout delay period.</td>
</tr>
<tr>
<td>C1</td>
<td>VDD</td>
<td>Supply Voltage. Bypass to ground with minimum 0.1µF capacitor.</td>
</tr>
<tr>
<td>C2</td>
<td>GND</td>
<td>Supply Ground.</td>
</tr>
</tbody>
</table>
Absolute Maximum Ratings (1)
Supply Voltage (VDD) ...................................... GND to +6.0V
Input Voltage (V/MR1, V/MR2) …… ……GND - 0.3V to VDD + 0.3V
NMOS Output Voltage (VRESET, VANDOUT) ……GND - 0.3V to +6.0V
Lead Temperature (soldering, 10sec.)………………… 260°C
Storage Temperature (Ts) …………………………-55°C to +150°C
ESD Rating (Human Body Model)(3) …………………2kV
ESD Rating (Machine Model) ……………………...200V

Operating Ratings (2)
Supply Voltage (VDD)……………………………+1.5V to +5.5V
Input Voltage (V/MR1, V/MR2) ……………………0V to VDD
NMOS Output Voltage (VRESET, VANDOUT) ……0V to +5.5V
Junction Temperature (TJ) ……………………... –40°C to +85°C
Package Thermal Resistance 6-Bump, 0.4mm Pitch WLCSP (θJA) …125°C/W

Electrical Characteristics (4)
For typical values, VDD = 3.3V, /MR1 = /MR2 = Open, TJ = 25°C, bold values indicate –40°C ≤ TJ ≤ +85°C; unless noted.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply Input</td>
<td>Reset Output Valid</td>
<td>1.5</td>
<td>5.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Supply Voltage (VDD)</td>
<td>Reset Output Valid</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Voltage (VDD)</td>
<td>VDD = 3.3V, /MR1 = /MR2 = VDD</td>
<td>2.2</td>
<td>4.0</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>Supply Voltage (VDD)</td>
<td>VDD = 5.0V, /MR1 = /MR2 = VDD</td>
<td>3.2</td>
<td>5.0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Voltage (VDD)</td>
<td>VDD = 3.3V, /MR1 = /MR2 = GND</td>
<td>120</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset Time</td>
<td>Ordering Option: C</td>
<td>5.4</td>
<td>6</td>
<td>6.6</td>
<td>s</td>
</tr>
<tr>
<td>Reset Time</td>
<td>Ordering Option: D</td>
<td>7.2</td>
<td>8</td>
<td>8.8</td>
<td>s</td>
</tr>
<tr>
<td>Reset Time</td>
<td>Ordering Option: E</td>
<td>9.0</td>
<td>10</td>
<td>11</td>
<td>s</td>
</tr>
<tr>
<td>Reset Time</td>
<td>Ordering Option: F</td>
<td>10.8</td>
<td>12</td>
<td>13.2</td>
<td></td>
</tr>
<tr>
<td>Reset Time</td>
<td>Ordering Option: L</td>
<td>0.4</td>
<td>0.5</td>
<td>0.6</td>
<td>s</td>
</tr>
<tr>
<td>Reset Time</td>
<td>Ordering Option: M</td>
<td>0.9</td>
<td>1</td>
<td>1.1</td>
<td>s</td>
</tr>
<tr>
<td>Reset Time</td>
<td>Ordering Option: R</td>
<td>1.8</td>
<td>2</td>
<td>2.2</td>
<td>s</td>
</tr>
<tr>
<td>ANDOUT Debounce Time (tDB)</td>
<td>V/MR1,2 &lt; (VIL – 100mV)</td>
<td>1</td>
<td>1.5</td>
<td>2</td>
<td>ms</td>
</tr>
<tr>
<td>Output Low Voltage (VOL)</td>
<td>VDD = 4.5V, ISINK = 1.6mA</td>
<td>0.3</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Output Low Voltage (VOL)</td>
<td>VDD = 3.3V, ISINK = 1.2mA</td>
<td>0.3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Low Voltage (VOL)</td>
<td>VDD = 1.5V, ISINK = 0.5mA</td>
<td>0.3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Open-Drain Leakage Current (ILEAKAGE)</td>
<td>RESET, ANDOUT Inactive</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>/MR1, /MR2 Input</td>
<td>VRESET, VANDOUT = 5.5V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input High Voltage (Vih)</td>
<td></td>
<td>1.2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Low Voltage (Vil)</td>
<td></td>
<td></td>
<td>0.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Internal Pull-Up Resistance (RP)</td>
<td>For /MR1, /MR2</td>
<td>55</td>
<td>65</td>
<td>75</td>
<td>kΩ</td>
</tr>
</tbody>
</table>

Notes:
1. Exceeding the absolute maximum rating may damage the device.
2. The device is not guaranteed to function outside its operating rating.
3. Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5kΩ in series with 100pF.
4. Specification for packaged product only.
Typical Characteristics

**V_{DD} Supply Current vs. Temperature**

- V_{DD} = 3.3V
- /MR1 = NOT ASSERTED
- /MR2 = NOT ASSERTED

**Supply Current for /MR1 and /MR2 Inputs Low vs. Temperature**

- TA = 25°C
- /MR1 = /MR2 = GND

**Setup Period vs. Temperature**

- TA = 25°C
- MIC2782ELYCS

**Reset Timeout Period vs. Temperature**

- V_{DD} = 3.3V
- MIC2782ELYCS

**Supply Current vs. Supply Voltage**

- TA = 25°C
- /MR1 = /MR2 = GND

**Setup Period vs. Supply Voltage**

- TA = 25°C
- MIC2782ELYCS

**Reset Timeout Period vs. Supply Voltage**

- TA = 25°C
- MIC2782ELYCS
Timing Diagram

- VDD
- /MR1
- /MR2
- RESET
- ANDOUT

**tRESET**

**tSETUP**

**t > tDB**

**t = tDB**

**UNDEFINED STATE FOR VDD < 1.5V**
Functional Diagram
Functional Description

Design and Product Advantages
The MIC2782 is a dual push-button input reset IC with extended setup delay times. It is used for generating a hard reset for microcontrollers, PMICs or load disconnect switches. The dual manual reset inputs and long setup delay times help protect against accidental system resets. The fixed Reset Timeout period allows for more predictable phone or Tablet operation during hardware resets. It is used in applications such as smart phones, tablets, personal navigation devices, MP3 players and Set-Top Boxes (STB).

General Functionality
As shown in Figure 1, if both /MR1 and /MR2 are asserted low for longer than the Setup Period (t_{SETUP}), the RESET output will be asserted (logic-level low) for a Reset Timeout Period (t_{RESET}). During the Setup Period, if either of the /MR1 or /MR2 inputs are de-asserted high, then the Setup Period timer will be reset. To assert the RESET output low again, both the /MR1 and /MR2 inputs will have to be asserted low together for the full duration of the Setup period.

If both /MR1 and /MR2 are asserted low for longer than the Debounce Time (t_{DB}), then the ANDOUT output will be asserted, (logic-level low). ANDOUT will remain asserted low as long as both the /MR1 and /MR2 inputs are asserted low. If either the /MR1 or /MR2 are de-asserted for longer that the Debounce Time (t_{DB}), then the ANDOUT output will de-assert high.

Keeping both manual reset inputs low for a longer time does not generate additional RESET output pulses. De-asserting either manual reset input during the RESET pulse duration, will not reset the Setup Timer. After the Reset pin has de-asserted high, both the manual reset inputs must be held high for more than a Debounce Time to reset the Setup Timer.

ANDOUT Debounce Time is a de-glitch time, typically 1.5ms, that senses the asserting of both manual reset inputs low together. A de-glitch time is needed if the manual reset inputs come from noisy push-button sources. If either manual reset inputs are asserted (or de-asserted) for less than a Debounce Time, the ANDOUT output will not respond.

Dual Manual Reset Inputs (/MR1, /MR2)
The /MR1, /MR2 are active-low manual inputs that have integrated 65kΩ pull-up resistors to the VDD power supply. If both inputs are asserted (logic-level low) for a Setup Period (t_{SETUP}), only one reset pulse, of width t_{RESET}, is generated. The behavior of the RESET and ANDOUT outputs is independent of the order in which the /MR1, /MR2 inputs are driven low. The MIC2782 consumes only 2μA when /MR1 and /MR2 manual inputs are de-asserted (logic-level high) together. Current consumption is typically 120μA when both manual inputs are asserted low together and 55μA when only one of the manual inputs is asserted low while the other manual input is de-asserted high.

Outputs (RESET and ANDOUT)
The RESET and ANDOUT outputs are simple open-drain N-channel MOSFET structures that require a pull-up resistor. For most applications, the pull-up voltage will be the same as the power supply that supplies VDD to the MIC2782. As shown in Figure 2, it is possible to tie this resistor to some other voltage, other than VDD, thus enabling level-shifting of the RESET or ANDOUT outputs. The pull-up voltage must be limited to 5.5V to avoid damaging the MIC2782. The pull-up resistor must be small enough to supply current to the inputs and leakage paths that are driven by the RESET or ANDOUT outputs. A recommended value is 100kΩ.

Since the RESET and ANDOUT outputs are open-drain, several reset sources can be wire-ORed, in parallel, to allow resets from multiple sources.
Bypass Capacitor from VDD to GND
A 0.1µF input bypass capacitor must be placed from VDD (Pin C1) to GND (Pin C2).
Typical Applications

Figure 3. Single Button application for MIC2782 used for Microcontroller Reset

Figure 4. Dual Button application for MIC2782 used for Microcontroller Reset
Evaluation Board Schematic

Bill of Materials

<table>
<thead>
<tr>
<th>Item</th>
<th>Part Number</th>
<th>Manufacturer</th>
<th>Description</th>
<th>Qty.</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>GRM188R71C104KA01D(1)</td>
<td>Murata</td>
<td>0.1µF, 16V capacitor, X7R, 0603</td>
<td>1</td>
</tr>
<tr>
<td>R1, R2</td>
<td>CRCW0603100KJNEA(2)</td>
<td>Vishay</td>
<td>100k, 5% resistor, 0603</td>
<td>2</td>
</tr>
<tr>
<td>U1</td>
<td>MIC2782ELYCS(3)</td>
<td>Micrel, Inc.</td>
<td>Dual-Input Push Button Reset IC</td>
<td>1</td>
</tr>
</tbody>
</table>

Notes:
2. Vishay Tel: www.vishay.com.
PCB Layout Recommendations

Top Silkscreen

Copper Layer 1 (Top Layer)
PCB Layout Recommendations (Continued)

Copper Layer 2 (Bottom Layer)

Bottom Silkscreen
Package Information

NOTE:
1. MAX PACKAGE WARPAGE IS 0.05 MM
2. MAX ALLOWABLE BURR IS 0.076MM IN ALL DIRECTIONS
3. NON-SOLDERMASK DEFINED PADS ARE RECOMMENDED FOR BOARD LAYOUT
4. SHADED RED CIRCLES REPRESENT CONTACT PAD AREA. GREEN CIRCLES REPRESENT SOLDER MASK OPENING

6-Bump, 0.4mm Pitch 0.8mm x 1.2mm WLCSP (CS)
Micrel, Inc. makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel’s terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser’s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser’s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2012 Micrel, Incorporated.