 |
|
|
|
|
| Clock Distribution |
SY58011U
7GHz, 1:2 CML Fanout Buffer/Translator with Internal I/O Termination |
Input Logic: LVPECL/LVDS/CML
Input Source: Any IN
Output Logic: CML
Supply Voltage: 2.5V, 3.3V
Outputs: 2
|
Get HTML
Page
|
Eval Board Lit.
Datasheet
|
| Clock Distribution |
SY58012U
5GHz, 1:2 LVPECL Fanout Buffer/Translator with Internal Input Termination |
Input Logic: LVPECL/LVDS/CML
Input Source: Any IN
Output Logic: LVPECL
Supply Voltage: 2.5V, 3.3V
Outputs: 2
|
Get HTML
Page
|
Eval Board Lit.
Datasheet
|
| Clock Distribution |
SY58013U
6GHz, 1:2 400mV LVPECL Fanout Buffer/Translator with Internal Input Termination |
Input Logic: LVPECL/LVDS/CML
Input Source: Any IN
Output Logic: 400mV LVPECL
Supply Voltage: 2.5V, 3.3V
Outputs: 2
|
Get HTML
Page
|
Eval Board Lit.
Datasheet
|
| Multiplexer |
SY58017U
10.7Gbps Differential CML 2:1 MUX with Internal I/O Termination |
Input Logic: CML/PECL/LVDS
Input Source: Any IN
Output Logic: CML
Supply Voltage: 2.5V, 3.3V
Outputs: 1
|
Get HTML
Page
|
Eval Board Lit.
Datasheet
|
| Multiplexer |
SY58018U
5Gbps Differential LVPECL 2:1 MUX with Internal Termination |
Input Logic: CML/PECL/LVDS
Input Source: Any IN
Output Logic: LVPECL
Supply Voltage: 2.5V, 3.3V
Outputs: 1
|
Get HTML
Page
|
Eval Board Lit.
Datasheet
|
| Multiplexer |
SY58019U
10.7Gbps Differential 400mV LVPECL 2:1 MUX with Internal Termination |
Input Logic: CML/PECL/LVDS
Input Source: Any IN
Output Logic: 400mV LVPECL
Supply Voltage: 2.5V, 3.3V
Outputs: 1
|
Get HTML
Page
|
Eval Board Lit.
Datasheet
|
| Clock Distribution |
SY58020U
6GHz, 1:4 CML Fanout Buffer/Translator with Internal I/O Termination |
Input Logic: LVPECL/LVDS/CML
Input Source: Any IN
Output Logic: CML
Supply Voltage: 2.5V, 3.3V
Outputs: 4
|
Get HTML
Page
|
Eval Board Lit.
Datasheet
|
| Clock Distribution |
SY58021U
4GHz, 1:4 LVPECL Fanout Buffer/Translator with Internal Termination |
Input Logic: LVPECL/LVDS/CML
Input Source: Any IN
Output Logic: LVPECL
Supply Voltage: 2.5V, 3.3V
Outputs: 4
|
Get HTML
Page
|
Eval Board Lit.
Datasheet
|
| Clock Distribution |
SY58022U
5.5GHz, 1:4 400mV LVPECL Fanout Buffer/Translator with Internal Input Termination |
Input Logic: LVPECL/LVDS/CML
Input Source: Any IN
Output Logic: 400mV LVPECL
Supply Voltage: 2.5V, 3.3V
Outputs: 4
|
Get HTML
Page
|
Eval Board Lit.
Datasheet
|
| Crosspoint Switch |
SY58023U
10.7Gbps 2X2 Crosspoint Switch with CML Outputs and Internal Termination |
Input Logic: CML, LVPECL, LVDS
Input Source: Any IN
Output Logic: CML
Supply Voltage: 2.5V,3.3V
Outputs: 2
|
Get HTML
Page
|
Eval Board Lit.
Datasheet
|
